I. INTRODUCTION

S
ILICON gate turn-OFF thyristor (GTO) has been the most powerful controllable semiconductor switch for several decades, dominating the high-power applications. However, in the last two decades, silicon (Si) insulated gate bipolar transistor (IGBT) power modules are replacing it in high-power applications due to the increased power ratings and simple insulated gate control. Another advantage of the IGBT is its snubberless turn-OFF capability that reduces the system complexity and overall converter loss.
From a semiconductor current conduction mechanism point of view, thyristor technology has the lowest forward conduction loss. Hence, it is important to emphasize that the IGBT forward drop will always be higher than a thyristor when designed for the same blocking voltage. This is especially important in high-power applications because managing the temperature rise in the semiconductor is substantially more challenging due to a large amount of concentrated heat dissipation. For this reason, modern efforts to improve the GTO technology have been made, most noticeably the integrated gate-commutated thyristor (IGCT) [13] and an emitter turn-OFF (ETO) [1] , [2] technology. Both technologies significantly improve the dynamic performance of the GTO, and hence snubberless switching can be achieved. Overall converter efficiency is further improved. In the case of the ETO, with the help of the integrated MOSFETs, the ETO also has a simple insulating gate controlled turn-OFF like an IGBT.
As illustrated in Fig. 1 , Si IGBTs, or ETO and IGCTs are limited in both voltage and switching frequency capabilities. The switching frequency is limited by the large turn-ON and turn-OFF losses. The 6.5 kV Si IGBT's maximum switching frequency is typically limited between 60 Hz and 1 kHz [1] . The Si ETOs or IGCTs can work at higher power rating but the switching frequency is also limited to below 1 kHz. So the voltage-frequency limitation for high-power Si power devices is around 5 MHz-V.
Higher blocking voltages and higher switching frequencies can be achieved by designing devices using different semiconductor materials. Wide bandgap (WBG) semiconductors like the 4H-SiC have attracted the most attentions due to its superior material properties over Si and large wafer size suitable 0885-8993 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information. for power device constructions [2] . The ten times higher electric field strength in the silicon carbide (SiC) allows devices be designed for much higher blocking voltages. For examples, 10 and 15 kV SiC MOSFETs, 15 kV SiC IGBT, and 15 kV SiC GTO have been reported in [3] and [4] . Not only the blocking voltage is getting much higher, but also the switching frequency is greatly improved due to much lower dynamic losses. To evaluate the superior performances of the high-voltage SiC devices, the switching frequency times operation voltage (MHz-V) can be used as a figure of merit (FOM) for the high-voltage power devices. The high-power Si devices like IGBT or ETOs usually operate below the 5 MHz-V limit. In [5] , 10 kHz switching of 10 kV SiC MOSFET and 15 kV SiC IGBT are demonstrated at 5.5 kV, and in [44] the efficiency of a boost converter based on 15 kV SiC MOSFET was evaluated under 20 and 40 kHz switching frequency with 6 kV operation voltage. So for high-voltage SiC MOSFETs, the operation area can be 20 times or even 40 times larger than Si, as illustrated in Fig. 1 . This makes SiC MOSFET very attractive for medium-voltage medium-frequency applications such as the solid-state transformer (SST) [44] . SiC bipolar power devices, such as SiC p-i-n diode, IGBT, and GTO are also reported with very high blocking voltages [32] , [40] . The SiC GTO thyristors can achieve the best current handling capability with very low forward drop [6] among all reported high-voltage SiC power devices, thanks to the doublesided carrier injection and strong conductivity modulation. This is clearly illustrated in Fig. 2 , where the forward conduction characteristic of 15 kV p-GTO, IGBT, and MOSFET are measured and compared at room temperature and at 125
• C. All these high-voltage devices are based on 4H-SiC material and fabricated by CREE, Durham, NC, USA. In order to minimize the effects of different chip sizes, the three devices active chip areas are normalized to 0.32 cm 2 . The SiC MOSFET has a much lower current handling capability when the temperature goes higher. For the SiC GTO, the forward conduction improves slightly at 125
• C. It can therefore be predicted that SiC power devices based on thyristor current conduction mechanism will also be the most powerful device, similar to the situation in the Si world. Therefore, it is important to develop advanced switch technology based on thyristor conduction mechanism, this includes SiC GTO, SiC thyristor (SCR), and SiC Triac.
In Si bipolar devices such as the IGBT and GTO, the inhomogeneous transient current distribution triggered by the dynamic avalanche event during the turn-OFF may result in device destruction and hence a small reverse biased safe operation area (RBSOA) [11] . Recent study of SiC bipolar power devices [14] indicates that the RBSOA of SiC bipolar power devices will be significantly larger than that of the Si counter parts, hence eliminating one of the major drawbacks of the Si GTO device. To achieve a very large RBSOA in thyristor-based power switches, the ETO concept, originally developed for Si GTO thyristor technology, was also applied to the SiC [6] , [7] and the thyristor turn-OFF is conducted under the so-called unitygain turn-OFF condition. Under unity-gain turn-OFF, the RBSOA is determined by the lower base n-p-n transistor for the p-type SiC ETO. Combining the superior breakdown voltage capability of the SiC material, the ultrahigh voltage SiC ETO presents a unique opportunity for high-power applications: very high voltage handling capability, low forward drop, large RBSOA, very low leakage current, and potential for high-temperature operation as well as a very simple MOS interface for gate drive.
High-voltage power devices (>10 kV) are demanded in advanced power distribution and energy conversion applications such as HVdc, FACTS, pulse power applications, SST, megawatt traction, and medium-voltage drive systems, as well as ultrafast solid state or hybrid circuit breakers [8] , [9] . Si power devices blocking voltage is typically less than 6.5 kV, resulting in the need for device series connection or complex submodular converter series connection [10] . Therefore, the high-voltage SiC ETO will have a significant impact on the future power electronics applications, making the systems size and weight much smaller, less complex, and more reliable and efficient.
In the past two decades, the blocking voltages of SiC GTO and ETO are growing higher and higher and are summarized in Fig. 3 . Northrop Grumman started the development of SiC GTOs [15] - [17] . CREE and US Army Research Lab made further efforts to increase the blocking voltages of SiC GTO since 2001 [18] , [19] , [21] , [26] - [28] , [32] . In 2013, the SiC GTOs blocking voltage was increased to 20 kV [32] . In 2015, authors in [24] demonstrated the first 8 kV symmetric blocking SiC GTO thyristor. In 2009, a 4.5 kV SiC ETO based on CREEs SiC GTO device was reported for the first time [11] while a 6.5 kV SiC ETO was developed in [22] . Authors in [29] developed the integrated emitter turn-OFF thyristor by packaging the MOSFETs into the press pack of GTO to achieve a smaller and less complex driver design. In [30] and [31] , authors introduced a optically controlled 15 kV, 100 A SiC ETO using two lasers to trigger the GTO thyristor and the controlling switch (MOSFETs).
The authors have reported the 22 kV SiC p-ETO in [32] and analyzed the turn-ON capability of the 22 kV SiC p-ETO in [34] for the first time. In this paper, the blocking characteristics and forward conduction characteristics of the 22 kV SiC p-ETO are analyzed, and the various switching parameters are tested and analyzed, such as the dv/dt, di/dt, and the turn-OFF storage time. In addition, the theoretical RBSOA is analyzed and the experimental verified RBSOA for Si and SiC power devices are demonstrated. The paper is arranged as follows. In Section II, the device description and principle of operation [32] , [47] . are given, followed by the static performance of the 22 kV SiC p-ETO including the blocking and forward conduction characteristics in Section III. Section IV illustrates the 22 kV SiC p-ETO's dynamic performances while simulations and theoretical analysis are given in Section V to predict the wide RBSOA, which is also validated by the experiments. Section VI concludes the paper.
II. DEVICE DESCRIPTION
A. p-GTO Device Structure
The world record 22 kV SiC p-GTO, as shown in Fig. 4 , is first reported by CREE [32] , [47] . Due to the very high voltage rating, the device is attached and wire bonded to a customized high-voltage and high-current metal-can package. The package was then filled up with silicone gel to prevent the device from arcing under high-voltage blocking.
Reported SiC GTOs are all p-GTOs instead of n-GTOs because the available 4H-SiC wafers have a N+ substrate; hence, it is easier to develop p-GTO first. Fig. 5 shows the schematic cross-section view of the 22 kV SiC p-GTO thyristor cell. The device is based on the N+ 4H-SiC substrate, so it is of n-p-n-p thyristor type (p-type GTO). The lower base transistor is an np-n transistor with a wide P-base region. A 2 μm thick p-type field-stopping buffer layer was grown on an n+ SiC substrate to achieve an asymmetrical blocking structure. So from the blocking point of view, it is designed as a punch through (PT) p-GTO. A 160 μm, 2×10 14 cm -3 lightly doped, p-type lower base region was then grown, followed by a growth of a 2.5 μm n-type upper base region. The heavily doped, p-type anode layer of 2 μm thickness was grown as the final top layer. A negative bevel edge termination is applied to the device to maintain the high blocking voltage. The total device chip area is 2 cm 2 with an active conducting area of 0.53 cm 2 . More details on the device fabrication can be found in [32] .
B. ETO Configuration
The schematic and the photograph of the 3-terminal voltage controlled SiC p-ETO is shown in Figs. 6 and 7, respectively, where two 100 V 44 mΩ N-channel MOSFETs (IRF54010) are series connected with the gate of the SiC p-GTO as the gate switch Qg, and two 80 V 11 mΩ P-channel MOSFETs (SUM110P08) are series connected to the anode as the emitter switch Qe [4] . With the help of these MOSFETs, the SiC p-ETO is configured as a normally-off three-terminal voltage-controlled power device. The gate driver voltage for the SiC p-ETO is −15 V/ +10 V with −15 V for switch turn-ON and +10 V for switch turn-OFF. 
where V Z is the voltage across the 5.1 V Zener diode that is also the drain to gate voltage of the gate switch Qg. V Qg gs is the gate to source voltage of the gate switch Qg and should be close to the threshold voltage; V Qe is the source to drain voltage of the emitter switch Qe and V P + N is the floating (zero current) forward voltage drop across the junction J1 of the p-GTO, which is about 3 V. According to (1) , the source to drain voltage V Qe of the emitter switch Qe can be derived as
The gate to source voltage V Qg gs of the gate emitter Qg is clamped to be around its gate threshold voltage of about 3 V. According to (2) , the source to drain voltage V Qe of the emitter switch Qe will be Fig. 8 . Gate-to-Cathode blocking characteristics of the 22 kV SiC p-GTO thyristor at room temperature measured in [32] and [47] . So during high-voltage blocking state, the p-GTO will withstand almost all the blocking voltage of the SiC p-ETO, and its gate-to-cathode blocking characteristic determines the leakage current of the SiC p-ETO. Fig. 8 illustrates the gate-to-cathode blocking characteristic of the SiC p-GTO. As shown in Fig. 8 , the SiC p-GTO thyristor is able to block 22.1 kV with an extremely low-leakage current of 1.76 μA from gate to cathode, which corresponds to a calculated one-dimensional (1D) parallel-plate maximum electrical field of ∼1.58 MV/cm at room temperature. At a blocking voltage of 21 kV, the SiC p-GTO thyristor shows a leakage current spike due to an arcing event happened at such a high voltage.
B. Forward Conduction Characteristics
The forward conduction characteristics of the SiC p-ETO is determined by both the emitter switch Qe and the SiC p-GTO. The forward voltage drop across the SiC p-ETO is equal to the sum of the conduction voltage V Qe of the emitter switch Qe and the voltage drop across the anode to cathode of the SiC p-GTO. Fig. 9 illustrates the forward conduction characteristics of the emitter switch Qe, SiC p-GTO, and the SiC p-ETO. The forward conduction characteristic of the p-GTO is tested by a Tektronix 371 curve tracer in a pulse mode, in which a very low differential conduction resistance R on is confirmed. When the current injection level is greater than 100 A/cm 2 , its differential conduction resistance is as low as 40.5 mΩ at 20
• C and 38.5 mΩ at 150
• C. The conduction resistance of the emitter switch Qg is 4.65 mΩ at 20
• C and 9.2 mΩ at 150
• C. It is obvious that the SiC p-GTO has a negative temperature coefficient, caused by the increased carrier lifetime under high-level injection. This feature is not desirable for device parallel operation. The conduction resistance of the SiC p-ETO is the sum of the emitter switchs Qe (P-MOS) and the SiC p-GTOs, which is 45.15 mΩ at 20
• C and 47.7 mΩ at 150 • C. Although the conduction resistance of the SiC ETO is about 10% higher than that of the SiC p-GTO (depending on the selection of the emitter switch Qe), it has a positive temperature coefficient due to the compensation in temperature coefficient from the emitter switch Qe (P-MOS). It is more suitable for device parallel operation.
IV. DYNAMIC PERFORMANCES
In this part, the transient characteristics of the SiC p-ETO including turn-ON and turn-OFF performances are presented. First, the experimental setup for the switching test is introduced, and then the turn-ON and turn-OFF waveforms are illustrated. Switching performances are then analyzed.
A. Experimental Setup for Dynamic Switching Tests
To test the dynamic switching performance of the 22 kV SiC p-ETO, a single pulse tester with clamped inductive load is set up, as shown in Fig. 10(a) , including a high-voltage dc power supply, dc capacitors, and a clamped inductive load. A 10 kV SiC p-i-n diode from CREE is selected as the freewheeling diode and is parallel with the 20 mH load inductor. The SiC p-ETO is tested up to 8 kV, limited by the blocking voltage of the freewheeling SiC p-i-n diode. The gate voltage for the SiC p-ETO is -15 V for turn-ON and +10 V for turn-OFF with an 8.3 Ω gate resistor.
Due to the limited device samples of the 22 kV SiC p-ETO, high-current turn OFF of the device is carried out with a RCD snubber added to the single pulse tester, as shown in Fig. 10(b) , 
B. Turn-on Performances
Initially, the device is in the forward blocking state, and the depletion region in the P-drift/ N-base junction supports the forward voltage V AK . The inductor load current is zero. During the turn-ON transient, the gate triggering current is applied to the upper p-n-p transistor [shown in Fig. 6(b) ], enabling the forward bias of the P-anode/N-base junction to initiate the injection of holes to the N-base region. The injected holes diffuse through the N-base region and across the reverse biased P-drift/N-base junction depletion region to the un-depleted p field-stop region, forming the collector current of the upper p-n-p. The collector current of the upper p-n-p transistor acts as the base current for the lower n-p-n transistor, causing the electrons to be injected to the P-drift region from the N+ cathode. The turn-ON process of the lower n-p-n transistor is triggered, whose collector current will serve as an additional base current for the upper p-n-p transistor. Then the currents initiated through the transistors realize a positive feedback. Eventually the regenerative action is achieved. With a high concentration of electrons injected in the P-drift region, the depletion region in the p-region cannot be maintained and the voltage across the SiC p-ETO collapses quickly. Fig. 11 shows the SiC p-ETO turn-ON waveforms at 6 kV when the initial current is zero. Ch4 (green line) is the cathode voltage V AK of the SiC p-ETO. During the blocking state, V AK is negative because the anode of the p-ETO is connected to the ground to avoid the high-voltage isolation of its gate driver circuit. The voltage falls from −6 kV to a few volts (conduction voltage) in less than 300 ns with a high ∼25 kV/μs dv/dt, indicating a very fast turn-ON speed due to the internal thyristor positive feedback. The anode current I AK (Ch2 blue line) slowly increases from zero and is limited by the load inductor. Additionally, a transient current bump is observed in the anode current waveform. This is due to the charging of the parasitic capacitance of the clamped inductive load and the p-i-n diode as their voltages increase. From the current bump, the total parasitic capacitance of the load inductor and p-i-n diode at 6 kV could be estimated as 166 pF.
To test the turn-ON transient under nonzero load current condition, a double pulse tester is usually needed in which a di/dt snubber limits the turn-ON current rise rate. Unlike the MOSFETs or IGBTs, the GTO lacks the so-called forward biased safe operation area (FBSOA). FBSOA is a prerequisite for the device to have a gate (for MOSFET and IGBT) or base (for BJT) controlled di/dt. The GTOs, however, have an uncontrollable di/dt during the turn-ON process due to its strong positive current feedback mechanism between the p-n-p and n-p-n transistors in the GTO. For GTOs with large chip size such as a 4-in diameter Si GTO chip, high di/dt results in current crowding quickly in one small area of the device due to nonuniformity in the semiconductor material (lifetime, thickness, doping, etc.) and the variations in the gate driving condition. This is dangerous for the device and can result in device failure during the snubberless inductive load turn-ON. High di/dt could also damage the freewheeling diode. So both the GTO and diode have a maximum di/dt rating. For this reason, the GTO-based converters use a di/dt snubber (an external inductor) to control the di/dt to a smaller and safer value. Large area 4-in Si GTO/IGCTs/ETOs typically have a maximum di/dt of 500 A/μs. These turn-ON limitations in theory also apply to SiC GTO/ETO. A double pulse tester with a di/dt snubber can be easily constructed to measure the turn-ON process. Since the di/dt snubber is used, the device turn-ON is considered a zero-voltage and zero current turn-ON because the voltage will decrease first before the current rises at the given di/dt. The turn-ON loss in the device is very small and typically negligible compared with the turn-OFF loss. From a converter point of view, the turn-ON loss is not zero because the energy stored in the snubber inductor is typically reset by a snubber resistor. So a single pulse tester is used in this paper to focus the study on the turn-OFF performance.
Having said that, it is important to mention that the ETO devices have been theoretically predicted to have the FBSOA. Some papers have successfully demonstrated the snubberless turn-ON of the ETO (FBSOA of the ETO), but there are still some limitations and the snubberless turn-ON of the ETO has not been achieved in large area ETO devices. In [46] , a FBSOA is successfully demonstrated in a Si ETO because of the negative feedback provided by the emitter MOSFET. However, this is only successfully demonstrated in a small size ETO. Large area ETOs are expected to have poor RBSOA due to the nonuniform current distribution. For the SiC ETOs reported so far as well as the one in this paper, the chip size is small compared to 4-in Si ETO, therefore it is possible to turn-ON the SiC ETO without a di/dt snubber. For the SiC ETO, a 5 kV, 20 A turn-ON without di/dt snubber is demonstrated for the first time in [34] . Smaller chip size, the negative feedback, and control provided by the emitter MOSFET Qe as well as the higher temperature capability of the SiC material are possible reasons behind this successful test. Due to very limited SiC ETO samples, this experiment (snubberless turn-ON) was not repeated further and is not a focus of this paper. It will be an interesting topic to study in the future. 
C. Turn-off Performances
A detailed turn-OFF waveform of the SiC ETO at 8 kV, 15 A is displayed in Fig. 13 , where Ch1 (yellow) is the gate current I g for the p-GTO, Ch2 (blue) is the anode current of the SiC p-ETO I A , Ch3 (purple) is the voltage V Qe across the emitter switch Qe (P-MOS), and Ch4 (green) is the anode-cathode voltage of the SiC p-ETO V AK . Due to the unity-gain turn-OFF mechanism in the p-ETO, no snubber is needed for the SiC p-ETO in the clamped inductive load turn-OFF. Before instance t 1 , a −15 V gate voltage is applied to the SiC p-ETO corresponding to a 1.5 A gate current for the p-GTO and the emitter switch Qe is ON; the gate switch Qg (N-MOS) is OFF. The anode current I A goes through the emitter switch Qe to the anode of p-GTO and then downstream to its cathode. At t 1 , the gate voltage for SiC p-ETO changes from −15 V to +10 V and the gate current for the p-GTO goes to zero. From t 1 to t 2 , the emitter switch Qe is turned OFF and the voltage across the emitter switch starts to rise. At t 2 , a peak Qe voltage of about 40 V is observed that is the voltage needed to commutate all anode current to the Qg loop. The peak voltage is determined by the amount of loop inductance that must be overcome. Also due to this parasitic inductance, there are voltage oscillations once the commutation is finished with the average voltage on Qe moving closer to the quiescent voltage value of below 10 V. At t = t 2 , the anode current I A commutation has finished and the holes injection in the upper p-n-p transistor stops [shown in Fig. 6(b) ]. Now, the p-GTO works as an open base n-p-n transistor and unity gain turn-OFF condition is reached. During t 2 to t 3 , the anode current is extracting carriers from the upper N-base while junction J2 still forward biased. At t 3 , junction J2 is reverse biased and starts to support the rise of the anode (gate) to cathode voltage. Due to the inductive load characteristic, the anode current I A keeps constant during t 3 − t 4 , pulling minority carriers out from the P-base region.
Because the ETO is p-type, a negative dc bus voltage is applied to the SiC p-ETO to avoid the high-voltage isolation of the gate driver circuit and the cathode voltage of the p-ETO V AK will decrease from almost zero to −8 kV, as shown in Fig. 13 . At t 4 , the cathode voltage V AK reaches the dc bus voltage with the expansion of the depletion region in P-drift/N-base junction. From t 4 to t 5 , the anode current I A collapses abruptly because the stored charge in P-drift/P-buffer region cannot support the anode current any more. The V AK stays at dc bus voltage level and the voltage overshoot is small and even unnoticeable in Fig. 13 due to the relatively low di/dt. After t 5 , there is a small current tail observed in the anode current I A due to the excess minority carrier recombination in the un-depleted buffer region of the lower n-p-n transistor.
One special phenomenon during the turn-OFF process of the SiC p-ETO is the two distinct voltage rise rates. In Fig. 13 , it is clear that the SiC p-ETO voltage rise is separated in two stages. In the first stage, the voltage rises with a rate of 4.5 kV/μs to around 4 kV, which is corresponding to the depletion region expanding in the P-drift region. As the depletion region approaches the P-buffer region, the observed dv/dt is slower due to higher excess carrier density and slower expansion of the depletion region. After 4 kV, the depletion region reaches the P-buffer region, and the voltage rise rate increases again when the minority carriers stored in the buffer region are removed by the load current and recombination process. The total voltage rise time is 2.4 μs and the average dv/dt is 3.3 kV/μs. The dv/dt is relatively low resulting in higher losses but also lower EMI. The current fall time is 650 ns with a 23 A/μs di/dt. The total turn-OFF takes about 3 μs, and the turn-OFF loss is 170 mJ in this test condition. Fig. 14 illustrates the snubberless turn-OFF waveforms of the SiC p-ETO at 7 kV with different currents. At higher currents, the p-ETO turn-OFF speed is higher due to faster carrier extraction during t 3 − t 4 phase. An average dv/dt of 3.3 kV/μs is demonstrated at 15 A. In Fig. 15 , the SiC p-ETO is turned OFF at different voltages from 6 to 8 kV with the same turn-OFF current (15 A). Although these initial switching measurements were conducted only at <50% of its rated voltage and current, this 22 kV SiC p-ETO thyristor already exhibits an excellent turn-OFF ruggedness with a peak power densities exceeding 260 kW/cm 2 , which also exceeds the theoretical dynamic avalanche limits (∼200 kW/cm 2 ) of the Si power devices. The turn-OFF losses of the SiC p-ETO at 6, 7, and 8 kV are illustrated in Fig. 16 . The turn-OFF energy at 8 kV, 20 A is about 190 mJ. It can be easily found that the turn-OFF loss of the SiC p-ETO increases with both voltage and current. Linear extrapolation can be used to predict the turn-OFF loss of 240 mJ at 10 kV, 20 A, and 370 mJ at 15 kV, 20A. Assuming a 300 W/cm 2 maximum power dissipation capability, which is typical for power modules using conventional cooling methods, the SiC ETO may operate at 3 kHz at 8 kV, 20 A with 50% duty cycle. As a switching device, the p-type ETOs switching frequency is not very high because of the relatively slow turn-OFF process and large turn-OFF loss. This high turn-OFF loss is directly related to the slower carrier extraction process in the n-p-n transistor [38] . From a device physics point of view, SiC n-ETO in which the turn-OFF transistor is a p-n-p transistor is a much faster switching device. This is because the useful carrier during turn-OFF is the majority carrier of the wide base region.
In the case of the p-ETO, the useful current is the hole current in the wide base region. Unfortunately, the hole current is only about 10% of the total current, making the carrier extraction slower hence lower dv/dt during turn-OFF [38] . n-ETO is therefore expected to have a significantly higher turn-OFF dv/dt, theoretically by about ten times since the electron mobility is about ten times higher than hole [38] . At the moment, no SiC n-GTO or n-ETO has been developed or published due to the difficulty in material growth and the need for a P+ substrate. Test results on SiC n-IGBT and p-IGBT [35] , [43] , on the other hand, confirmed that the n-IGBT indeed shows a much fast voltage rise than the p-IGBT. Fig. 17 illustrated the dv/dt and di/dt of the SiC p-ETO during turn-OFF at 7 kV 10 A, 15 A, and 20 A. With the increasing of turn-OFF current, both turn-OFF dv/dt and di/dt are increasing, which is also displayed clearly in Fig. 14 . When the SiC p-ETO is turning OFF the same current at different voltages, the current decreases or voltage increases at similar rates. The only difference is that the turn-OFF time for the SiC p-ETO is longer when the voltage is higher. In summary, the turn-OFF current will determine the turn-OFF speed, while the turn-OFF voltage has negligible effect on the dv/dt or di/dt.
The turn-OFF storage time is another important parameter to evaluate the switching performance of thyristor switches. In the case of SiC ETO, the storage time is defined as the delay between the rise of the ETO cathode voltage (V AK ) and the application of the turn-OFF gate driver voltage [37] . The 22 kV p-ETO's storage time is 900 ns measured from t 1 to t 3 , as shown in Fig. 13 . A shorter storage time is desired from the switching speed point of view and from the multi-ETO devices parallel operation point of view. The unity-gain turn-OFF, as an intrinsic and positive characteristic of the ETO switch, is the main reason of the shortened storage time. During the unity-gain turn-OFF, the minority carrier in the N-base region is removed mainly by the anode current I A while in nonunity-gain GTO mode, the minority carrier is removed by the gate current. In [42] , the storage time of a Si GTO is about 20 μs and the Si ETO's is only 1.2 μs, which is significantly reduced.
The storage time (t S ) is determined by the current removing the stored charge in the N-base region of the upper p-n-p transistor. The stored charge Q S in N-base region is proportional to the conduction current I AK , as [37] 
where τ HL is the high-level life time in the P-drift/N-base region, and W N and W P stands for the length of N-base region and Pdrift region, respectively. Thanks to the unity gain turn-OFF, all the anode current I AK are used to remove the stored charge in the N-base (gate current of the p-GTO will also remove the stored charge, but it is negligible compared to the anode current). Then
According to (6) , the storage time t S is almost a constant, which is not related with the switching voltage or current.
V. REVERSE BIAS SAFE OPERATION AREA (RBSOA)
The RBSOA is defined as the maximum voltage and current boundary within which the device can be safely turned OFF. High turn-OFF current capability or large RBSOA is required for robust and reliable operation of the power electronics systems. In this section, the theoretical analysis of the RBSOA for the 22 kV SiC ETO is presented and the thermal-electrical RBSOA simulation is conducted. A new RBSOA limitation is proposed. Finally, the large RBSOA of the 22 kV SiC ETO is experimentally verified.
A. Theoretical Analysis of the RBSOA of SiC p-ETO
During the turn-OFF process of the SiC p-ETO, once the unity gain turn-OFF is achieved, the large anode current will extract the stored carriers from the P-drift region rapidly, resulting in an expansion of the depletion region and the rising of the cathode voltage V AK . The high electric field forms simultaneously in the depletion region and the minority carriers (electrons) pass through the depletion region quickly at the saturation drift velocity (v sat,n ). The electron current determines the currentcontrolled carrier density N c in the P-drift region that supports an increased voltage [11] N c = J A qv sat,n .
Then the P-drift region effective carrier density N eff contains the P-drift region doping concentration N A and the current-controller carrier density N c , expressed as
where J A is the anode current density in A/cm 2 , q is the charge of an electron and v sat,n is the saturated drift velocity of electrons.
According to Poissons equation, the electric field distribution is determined by the effective carrier density N eff
From (9), the peak electric field E max in the P-drift region can be derived
(10) where W P stands for the length of depletion region. The above equations are valid before PT of the P-base region happens.
Once the peak electric field E max in the P-drift region reaches the materials critical electric field E c , the avalanche breakdown occurs. For a high-voltage Si bipolar device, the first term (N A ) in (8) is negligible compared to the current-controlled carrier density (N c ). So the avalanche breakdown is largely determined by the current-controlled carrier density (N c ). However, in highvoltage SiC bipolar devices, this is significantly different where the current-controlled carrier density (N c ) is much smaller compared with the P-drift region doping concentration N A , which means a larger RBSOA. There are three reasons. First, the doping concentration N A in SiC is much higher than Si (about 200 times higher [11] ), making N A a higher proportion. Second, the electron saturated velocity in 4H-SiC material (around 2 × 10 7 cm/s at room temperature) is about two times that of Si material [37] , making the current-controller carrier density (N c ) even smaller. In addition, compared to n-type ETO, the p-type ETOs minority carrier in P-drift region is electron, which has a higher saturation velocity than holes (about 1.2 times). So the p-ETO should have a larger RBSOA. Third, the critical electric field of 4H-SiC is about ten times higher than that of Si, leading to a much higher voltage needed to cause avalanche breakdown. In summary, for the same current density, the current-controlled carrier concentration (N c ) in SiC bipolar devices has much less effect on the avalanche breakdown than the counterpart Si devices. So a very large turn-OFF safe operating area (SOA) or RBSOA is expected in the SiC.
The theoretical boundary of RBSOA for SiC bipolar devices can be calculated. Assuming a triangular electric field profile is established in the SiC p-GTOs drift layer during turn-OFF (this is typically true in nonpunch through or NPT devices), the onset voltage for dynamic avalanche breakdown for the p-type SiC ETO can be expressed as
In (11), the empirical value of the critical electric field (E c ) for 4H-SiC is 2 MV/cm, and W P stands for the length of P-base depletion region, as shown in Fig. 5 . Substituting (10) into (11) (replacing W P ), the dynamic avalanche voltage can be expressed as
With N A (2 × 10 14 cm -3 ), q (1.602 × 10 −19 C), ε s (9.7 × 8.84 × 10 −14 F·cm -2 ), v sat,n (2 × 10 7 cm/s) known, the empirical critical electric field E c is 2 MV/cm, the theoretical power density at the onset of dynamic avalanche point can be calculated according to (12) . For example, at 10-kV avalanche voltage, the current density for onset of dynamic avalanche is about 2790 A/cm 2 and the corresponding power density is as high as 27.9 MW/cm 2 . The theoretical boundary of RBSOA for the SiC ETO is also depicted in Fig. 22 as the blue line.
Similarly, applying (12) to Si n-type bipolar devices, the theoretical onset dynamic avalanche breakdown voltage for the n-type Si ETO or Si IGCT can also be derived as [7] BV av = 1 2 (13) where N D is the N-drift region doping concentration in Si n-type bipolar devices, J A is the anode current density in A/cm 2 , q is the charge of an electron, and v sat,p is the saturated drift velocity of holes. The Si's power density limit can also be depicted in Fig. 22 (red line) which is less than 300 kW/cm 2 . The SiC's power density limit for onset of dynamic avalanche is almost 100 times that of Si's.
B. 22 kV SiC p-ETO Thermal-Electrical RBSOA Simulation
In order to verify the large RBSOA of the SiC p-ETO, a thermal-electrical simulation is conducted under unclamped inductive switching condition at various currents.
The 22 kV SiC p-ETO cathode voltage V AK rise waveforms during turn-OFF at various currents (from 20 to 300 A) is illustrated in Fig. 18 . The knee points at the voltage around 5 kV are due to P-drift layer PT. When d 2 v/dt 2 = 0, the device is about to enter sustained avalanche mode, because the avalanche current will take over and sustain the anode current flow, and the voltage eventually stops increasing. I on is the simulated impact ionization integral. Once the ionization integral I on is equal to unity, the avalanche breakdown occurs. The simulation verifies that the SiC p-ETO is basically free of early dynamic avalanche because of the low current-controlled carrier density (N c ). The simulated avalanche voltage is pretty much the same as static avalanche voltage. The simulation and the theoretical analysis above indicate that dynamic avalanche in SiC bipolar devices happens at a very high power density, and therefore can be eliminated as the limiting factor of the RBSOA. This is different from the Si bipolar power devices where dynamic avalanche has been a major limiting factor for the RBSOA.
C. New RBSOA Theory
Since the dynamic avalanche may not be the limiting factor anymore, it is interesting to know if there are other factors that limit the RBSOA. A question will be proposed that can the device really be turned OFF at 27 MW/cm 2 peak power density? Especially in the case of the SiC p-ETO, due to the slow carrier extraction and the large peak power stress during the voltage rise phase, the device temperature could rise significantly during the turn-OFF. Therefore another potential RBSOA failure mechanism in SiC bipolar devices is the peak temperature rise. This is very different from Si case that typically considers the turn-OFF process as an isothermal one because the peak power density is relatively low (<300 kW/cm 2 ). High junction temperature affects two major areas of a SiC device, the PN junction and the metal/semiconductor interface. The intrinsic temperature that will result in the disappearance of a SiC PN junction is very high, exceeding 1800 K. On the other hand, the metal melting temperature is much lower, perhaps around 500 to 600 K. In one study of SiC diodes [39] , thermal stress of the anode contact metallization is considered one of the failure mechanisms under surge condition.
For this reason, a new RBSOA limitation is proposed, as shown in Fig. 19 . The RBSOA limitations are formed by the avalanche breakdown at lower currents and the metal contact peak temperature. The avalanche limitation is related to the intrinsic device physics while the thermal limit is related to metallization used in the device. Fig. 19 shows the result for the 22 kV p-ETO assuming an instantaneous thermal limit of T jmax = 225
• C. The 225
• C is purely a thermal limit the author provides as a conservative basis for further study and it does not represent a proven failure point. Future work on reliability study can help to determine the actual temperature where the device will be destructed. It is well understood that the melting temperature of an aluminum-based metal contact system is around 600
• C [39] . Even with such a conservative thermal boundary, the expected RBSOA is extremely large, exceeding 5 MW/cm 2 at 10 kV. This means snubberless turning OFF of 500 A/cm 2 at 10 kV could be possible with the 22 kV SiC p-ETO. This is very promising and exciting although this turn-OFF capability has not been attempted due to limited device samples.
D. Large RBSOA Verification
The 22 kV SiC p-ETO turn-OFF waveforms at 7 kV, 225 A tested with the RCD snubber [see Fig. 10(b) ] are illustrated in Fig. 20 , where Ch2 (blue) is the load current, Ch3 (amaranth) is the current through the RCD snubber, and M2 (purple) is the anode current of the SiC p-ETO. Ch4 (green) is the cathode voltage of the SiC p-ETO. The dv/dt is about 4.7 kV/μs which is limited by the snubber capacitor and also determined by the turn-OFF current. It is clear that during the cathode voltage rise of the p-ETO, most of the load current (about 170 A) charges the snubber capacitor and only about 50 A current are conducting through the p-ETO. The current distribution is determined by the carrier stored in the open base n-p-n transistor and n-p-n transistor gain. However, when the cathode voltage of the SiC p-ETO rises to about 6 kV, a large portion of the load current (about 110 A) commutates back to the p-ETO which corresponds to the P-drift layer PT and a sudden stop of the depletion region expansion as well as a higher n-p-n gain. At this instant, the peak power density in the p-ETO is as high as 1.34 MW/cm 2 . Therefore, a very large RBSOA is demonstrated even though the RCD snubber is used.
In Fig. 21 , the turn-OFF trajectory of the SiC ETO at 7 kV, 20 A without the RCD snubber (snubberless turn-OFF) are compared with the turn-OFF trajectory with the RCD snubber at 7 kV, 225 A. The peak power density of 1.34 MW/cm 2 is clearly illustrated in the 7 kV, 225 A turn-OFF trajectory. It also clearly shows that the RCD snubber helps reduce the turn-OFF power stress as most of the current is bypassed by the snubber capacitor. For the snubberless turn-OFF, the current keeps almost constant until the voltage reaches the dc bus voltage.
In order to better illustrate the wide RBSOA of the 22 kV SiC p-ETO, a power density chart showing all successful tested SiC device's power density is presented in Fig. 22 . The red line is the Si's power density limit (about 200 ∼ 300 kW/cm 2 ), which stands for the onset of Si's dynamic avalanche derived from (13) . The green line is an arbitrary 1 MW/cm 2 power density line and the blue line is SiC's power density limit (about 28 MW/cm 2 ) for the onset of dynamic avalanche derived from (12) . Three Si high power devices (4.5 kV Si ETO and IGCT) are also depicted in the RBSOA chart, in which the 4.5 kV Si ETO (magenta square point) is tested up to 230 kW/cm 2 [11] and the 4.5 kV 91 mm Si IGCT (red square point) from ABB is tested up to 425 kW/cm 2 [12] . By optimizing doping profiles, a 4.5 kV 38 mm Si IGCT even demonstrated up to 1.5 MW/cm 2 power density (blue square point). This does not mean the Si IGCT can suppress the dynamic avalanche, but it can withstand the dynamic avalanche by reducing or compensating the effect of lateral turn-OFF inhomogeneity across the wafer [12] . In SiC bipolar devices, 1.5 MW/cm 2 power density is still far below the theoretical dynamic avalanche limit, which means the SiC bipolar devices can avoid dynamic avalanche even at very high turn-OFF currents. In [40] , a 20 kV SiC n-IGBT demonstrated 11 kV 47 A/cm 2 turn-OFF waveforms (purple square point), corresponding to a 517 kW/cm 2 peak power density. In [41] , a tremendous 3.3 MW/cm 2 power density for 1.2 kV SiC BJT is verified and the 10 kV SiC MOSFET (red round point) is also tested up to 1 MW/cm 2 power density by the author's group. For the SiC p-ETO, previous tests on a 15 kV SiC p-ETO have demonstrated a successful turn-OFF of more than 1.2 MW/cm 2 (magenta rhombus point). The 22 kV SiC p-ETO also displays a very large RBSOA, with 1.34 MW/cm 2 power density (black rhombus point). The brown rhombus point stands for the 22 kV SiC p-ETO 7 kV, 225 A turn-OFF capability with the help of RCD snubber. It can be found that the experimental verified RBSOA is still far less than the theoretical SiC power density limit. Future works will provide more experimental proof of an RBSOA closer to or higher than 5 MW/cm 2 .
VI. CONCLUSION
In this paper, a world record 22 kV SiC p-ETO is reported and studied. As a voltage controlled three terminal device, the 22 kV SiC p-ETO is analyzed and tested in terms of its static and dynamic characteristics as well as the RBSOA. Results clearly demonstrate the following salient features of the SiC ETO devices: 1) world record 22-kV blocking voltage with ultralow leakage current; 2) very low forward voltage drop at different temperatures; 3) voltage controlled turn-OFF and unity-gain turn-OFF demonstrated; 4) high current turn-OFF capability (7 kV, 225 A or 424 A/cm 2 turn-OFF with snubber demonstrated); 5) wide RBSOA of more than 1.34 MW/cm 2 demonstrated. Based on above analysis, the 22 kV p-ETO can be used in high voltage, high power, and low frequency applications. Future development of SiC n-type ETO will reduce the turn-OFF losses hence increasing the switching frequencies to several kHz range.
